]> code.citadel.org Git - citadel.git/tree - citadel/modules/vcard/
projects / citadel.git / tree
? search:
summary | shortlog | log | commit | commitdiff | tree
history | HEAD | snapshot
Made the RBL evaluation conditional cleaner by assuming short-circuit evaluation.
[citadel.git] / citadel / modules / vcard /
drwxr-xr-x   ..
-rw-r--r-- 4 .gitignore blob | history | raw
-rw-r--r-- 34465 serv_vcard.c blob | history | raw
Citadel server, clients, utilities