fix possible buffer underrun (by 1;-)
[citadel.git] / citadel / modules / vcard /
drwxr-xr-x   ..
-rw-r--r-- 4 .gitignore
-rw-r--r-- 40318 serv_vcard.c